# Fundamentals of VLSI CMOS Power Consumption


Andreas Burg

**Telecommunications Circuits Laboratory** 






#### • Mobile devices: energy-efficiency



Battery capacity grows only very slowly



1940 1950 1960 1970 1980 1990 2000

1995

1997

1999

2001


Year

2003 2005

2007

2009






- Thermal Design Power: upper limit on power consumption
  - Microprocessors for servers: ~30-100 W/cm<sup>2</sup>
  - Mobile devices: ~3W total (handheld)

### **Power Bottleneck**






**Complex, large and costly power supply circuits:** Three-phase step-down converter built from toroidal coils, power MOSFETs, and electrolytic capacitors.

- High-performance circuits
  - How to get the heat out?
  - How to supply massive currents at very low voltages?
  - How to avoid critical voltage drops on supply rails?

- Battery-operated circuits
  - How long can we operate a device on a battery charge?








# **Basics in CMOS Power Consumption and Low Power Design**

- Active Power Consumption in CMOS
- Leakage Power Consumption
- Voltage Scaling and Sub-VT Design

- Four phenomena dissipate energy in digital CMOS circuits
  - Charging and discharging of capacitive loads
  - Crossover currents
  - Leakage currents
  - (Driving of resistive loads)





# Active Power Consumption in CMOS

- **PMOS performs pull-up to** *V*<sub>DD</sub>
- NMOS performs pull-down to GND
- Complementary gate: output connected to either  $V_{DD}$  or GND
  - Static (steady state)  $V_{DD}$  $V_{DD}$  $V_{GS} = -V_{DD}/$  $V_{GS} = 0$ closed 0: *GND*  $1: V_{DD}$  $1: V_{DD}$ 0: GND closed pen  $V_{GS} = 0$  $V_{GS} = V_{DD}$ GND GND
  - Ideally, no current path from V<sub>DD</sub> to GND
  - Ideally, no static power consumption



The gain factor  $\beta$  is a function of **process parameters** and **layout geomerty** 

$$\beta = \frac{\mu \varepsilon_{OX}}{t_{OX}} \frac{W}{L}$$

where

t <sub>OX</sub> gate dielectric thikness
--


- $\varepsilon_{OX}$  gate dielectric permitivity
- $\mu$  effective carrier mobility in inversion layer

Wchannel (gate) widthLchannel (gate) length

• Designer sets the drive-strength by controlling width and length of the transistor



#### Inverter as non-linear amplifier with a large, but finite gain in the transition region




(a) Transfer characteristic (b) Crossover current (c) Logic states

• Cross-over currents lead to power consumption during transients


## **Minimizing transient currents**





- Fast input slow output: driving device quickly shuts of completely
- Slow input fast output: driving device remains long in linear region
- Input of one device is output of the other device: balance input-output delay for optimum power consumption






Wider transistors increase the gain factor (drive) but also increase the load (capacitance)

- Various capacitances are merged into a single load capacitor C<sub>L</sub>
  - Intrainsic MOS transistor capacitors (driver)
  - Extrinsig (fanout) MOS transistor capacitances
  - Interconnect capacitance

Reminder: Power/Energy of an Inverter with Capacitive Load






- $E_t = C_L V_{dd}^2 / 2$
- Power consumption = Energy/transition \* transition/cycle ( $\alpha$ ) \* frequency ( $f_{clk}$ )

• 
$$P = \frac{\alpha}{2} C_L V_{dd}^2 f_{clk}$$

- Power consumption is divided into
  - Net switching power
  - Internal power:
    - Internal power depends on actual input values
    - Power is consumed even if output does not change
- Library files: internal energy characterization for each cell at given supply voltage
  - Internal energy (cross-current, switching) per change in each input and output (as functions of input slope  $t_{rf}$  and output load C)
  - Contribution to capacitance of the connected net (input/output load)





What about the activity factor(s)?

• Fixed activity:

Assume a constant activity factor for all nodes in the circuit

- Very rough estimate and highly inaccurate
- Statistical power analysis:


Assumes a given toggle activity at the input and propagates the activity throughout the circuit using statistical models of the gates

- Does not account for correlation between signal values
- No accounting for glitching activity
- Simulation based:

**Obtains toggle statistics from gate level simulations** 

- Most accurate method
- Slow








# Leakage Power Consumption

# Leakage Power

- Transistors leak currents even when in off-state
- Sources for leakage
  - Sub-threshold leakage
    - Dominant component in most circuits
  - Gate tunneling
    - Generally low, even in modern technologies due to high-k gate dielectrics
    - Decreases very rapidly with decreasing V<sub>dd</sub>
  - Junction current
    - Generally low
    - Decreases very rapidly with decreasing V<sub>dd</sub>











- Long channel deices (>130nm):
  - *I<sub>DS</sub>* mostly independent from Drain-Source Voltage
  - Leakage current depends strongly on  $V_{GS} V_{th}$ 
    - Decreasing threshold voltage increases leakage
- Impact of technology scaling on sub-threshold leakage (<130nm)
  - Drain-Induced Barrier Lowering (DIBL): V<sub>DS</sub> modulates threshold voltage
  - $I_{DS}$  becomes a function of  $V_{DS}$








$$I_{DS} = I_0 e^{\frac{V_{GS} - V_{th}}{v_t n}}$$

### Drain current depends exponentially on thermal voltage $v_t = kT/q$

$$I_{DS} = I_0 e^{\frac{V_{GS} - V_{th}}{v_t n}} \quad n_{\leq 0}$$


• Exponential *I*<sub>DS</sub> increase with temperature




process, 15mm2 die

Vivek De, Intel

- Stacking occurs
  - In many logic gates (> 1 input)
  - When introduced intentionally for leakage reduction




Leakage R	eduction
2 NMOS	9
3 NMOS	17
4 NMOS	24
2 PMOS	8
3 PMOS	12
4 PMOS	16





Modern technologies offer different device flavors

- Devices with different threshold voltages => can often be combined on same die/wafer
- Different process flavors (can typically not be mixed on same wafer)



# Modern technologies offer different device flavors




Logic Transistor (HP or SP)	Low Power Transistor (LP)	Tran	sistor	
-	-	Low Power	HV I/O (option for 1.8 or 3.3 V)	
HP	SP	LP	1.8V	3.3V
0.95	0.95	0.95	~ 4	~ 7
.75/ 1	.75/ 1	0.75/1.2	1.5/1.8	1.5/3.3
112.5	112.5	126	min. 338	min. 675
30	34	46	>140	> 320
1.53 @ 1 V	1.12 @ 1 V	0.71 @ 1 V	0.68 1.8 V	0.7 3.3 V
1.23 @ 1V	0.87 @ 1 V	0.55 @ 1 V	0.59 1.8 V	.34 @3.3 V
100	1	0.03	0.1	< 0.01
	Transistor (HP or SP)	Transistor    Transistor      (HP or SP)    (LP)      Logic    Logic      (option for HP or SP)    HP      HP    SP      0.95    0.95      .75/1    .75/1      112.5    112.5      30    34      1.53    1.12      @ 1 V    @ 1 V      1.23    0.87      @ 1 V    @ 1 V	Transistor      Transistor      Transistor        (HP or SP)      (LP)      (1.8 V or second secon	Transistor      Transistor      Transistor        (HP or SP)      (LP)      (1.8 V or 3.3 V)        Image: Constraint of the second state

 Sometimes IO transistors are an interesting option: low-leakage, high-VT but large distance to core transistors in the layout required

- Modern process technologies support devices with different threshold voltages
  - Typically three flavors: low-VT, standard-VT, high-VT
  - Often all three flavors can be mixed in the same design
- VT-selection: tradeoff between speed and leakage

$$t_{pd} = \frac{t_{OX}}{\mu \varepsilon_{OX}} \frac{L}{W} C_L \frac{V_{DD}}{(V_{DD} - V_{th})^{\alpha}} \qquad I_{leak} = I_0 e^{\frac{-V_{th} + \lambda_{DS} V_{DS}}{v_t n}}$$

• Example: 55nm process




- Small increase in speed comes with a significant leakage penalty





- Design tradeoff when choosing a VT flavor:
  - Less leakage (high-VT) increases delay and vice versa
  - Threshold voltage types can often be mixed
- Multi-VT design



- Use low-VT cells only on critical paths
- High-VT cells are used in all other paths
- Caveat: can be very problematic for near-VT or sub-VT design: path delays scale very differently

- Methodology:
  - Either done by replacing non-critical cells in the backend OR already during synthesis by providing multiple libraries (HVT/SVT and LVT)

## **Body Bias Modulates Threshold Voltage**

Body of the transistor is often connected to the source (no body bias)

0.15

0.1

0.05

0

-0.1 --0.5

-0.05


∆V<sub>TH</sub> (V)

130 nm

90 nm

65 nm


- Introducing a body bias modulates threshold voltage
  - Forward Body Bias (FBB): increases threshold voltage
  - Reverse Body Bias (RBB): reduces threshold voltage
- $V_{th} = V_{th0} \lambda_{BS} V_{BS}$
- BULK CMOS:
  - Effect of body bias decreases for technologies below 100nm
  - FBB is limited to ~300mV to avoid operating junction diodes in forward direction








- Avoid leakage almost completely when individual design units are not used:
  - Disconnect entire modules from the supply with headers and/or footers)




- Objectives with conflicting requirements
  - Sleep mode: large off-resistance to avoid leakage (stacking)
    - PMOS preferred over NMOS and HVT over LVT, header+footer
  - Active mode: minimize on-resistance to reduce negative impact on timing
    - Sleep transistors require large area
    - NMOS preferred over PMOS, LVT over HVT, footer-only

## **Power Mode Transition**

- Rapid re-activation of a power gated block can cause large spikes on the supply network of the entire circuit
- Popular solutions:



Suhwan Kim, Stephen V. Kosonocky, and Daniel R. Knebel. 2003. Understanding and minimizing ground bounce during mode transition of power gating structures. In *Proceedings of the 2003 international symposium on Low power electronics and design* (ISLPED '03). ACM, New York, NY, USA, 22-25. DOI=10.1145/871506.871515 http://doi.acm.org/10.1145/871506.871515






# **Voltage Scaling and Sub-VT Design**


**Voltage Scaling** 





**Voltage Scaling** 





- Reducing supply voltage below nominal
  - Most popular and most effective low-power strategy
  - Voltage-scaling
    - Reduces active power
    - Reduces leakage power (but not necessarily energy/Op)
    - Reduces speed : need to compensate with architectural changes (e.g., parallel processing)



• Inverter Delay


$$t_{pHL} = 0.69 \ \frac{3}{4} \frac{V_{DD}C_{load}}{I_{DSATn}} = 0.52 \frac{V_{DD}C_{load}}{k_n V_{DSATn} \left(V_{DD} - V_{THn} - \frac{V_{DSATn}}{2}\right)}$$

• Delay is a function of the supply voltage above VTh

Depends strongly on the overdrive
 Decreases as overdrive decreases
 Delay in the sub-VTh regime


*Exponential dependency on overdrive* 

$$t_{pd} \propto \frac{V_{DD}C_{load}}{I_0 e^{\frac{V_{DD} - V_{th}}{v_t n}}}$$



### Example: StrongARM SA-1100 processor





Energy per operation as a function of voltage and clock rate

**Observation: better energy efficiency for higher frequency at constant voltage.** 

- Reduced overhead per operation due to constant (leakage) currents


• Near/below VT operation:

J. Rodrigues, PATMOS 2011, Keynote

- Exponential delay/leakage increase
- Minimum energy voltage: balance between leakage and active power consumption

4.5 10 Energy Consumption per Operation (pJ) 4 10<sup>0</sup> 10<sup>-1</sup> 3.5 10<sup>-2</sup> .eakage 3 10<sup>-3</sup> 10<sup>-4</sup> 2.5 10<sup>-5</sup> 2 0.2 0.3 0.4 0.5 0.1 0.6 1.5 1 Energy Leakage 0.5 Switching Total 0 0.2 0.5 0.4 0.6 0.1 Supply Voltage (V) **Relatively flat around EMV** 










- Real-time embedded system requirements
  - Handle a given workload with lowest power consumption
- Optimum solution
  - Operation at the energy minimum voltage with power gating during idle periods to avoid leakage
  - But, power gating is only effective when idle periods are long and memories can often not be power gated and are the major source of leakage



# Example: Power Consumption and Energy Efficiency in Memories





- For embedded processors, memories occupy a large percentage of the silicon area
- Active mode:
  - Data and program memory can consume 2/3 of total power
  - Low-frequency: SRAM leakage becomes visible
- Sleep modes:
  - Generally, no power gating to retain SRAM content
  - SRAM leakage becomes dominates system power consumption (3-4 pJ/bit in 180nm):
    32kByte -> 400nW @ 1.8V



#### Write Logic


Clock-gates (b): smaller and less power than enable flip-flops (a)

#### **Read Logic**

- > <u>Above-VT</u>
  - Multiplexers (c):
    smaller, faster, and less power than tri-state buffers
- Sub-VT
  - ✓ Tri-state buffers (d): less leakage (energy) than multiplexers

#### **Array of Storage Cells**

Latch arrays smaller than flip-flop arrays, but longer write-address setup time






### Large memory arrays: little switching activity

- Total energy is dominated by leakage
- Active energy negligible, except for smallest SCMs
- Only smallest SCMs
  reach EMV in sub-V<sub>T</sub>
  domain
- → Minimize leakage!

Latch




P. Meinerzhagen et al., JETCAS'11

Rest.

Mux

Custom Cell: Low-Leakage Latch with Tri-State Output





Stacking & stretching

# Convert output buffer to tri-state buffer to avoid static CMOS muxes


# Chip microphotograph and zoomed-in layout picture

Area cost of 12.7  $\mu$ m<sup>2</sup> per bit (including peripherals)

# Scan-chain test interface

Functionality verification: W/R random and checker-board patterns

Oven to control temperature: 27 or 37°C








# Measured energy per bit-access performed at maximum speed

Measured energy minimum is 14fJ/bit at 500mV, 110kHz





At VDDhold=220mV, data is correctly held with a leakage power of 425-500fW per bit (best and worst out of 4 measured dies)

At 37°C (typical for biomedical implants)

- VDDmin=400mV (instead of 420mV at 27°C)
- Maximum operating frequency doubles
- But: higher leakage power
- Low retention voltage is key for low power

